A 10-bit 100-kS/s Successive Approximation Register ADC with improved Split Capacitor-based DAC
to improve the accuracy converts the voltage difference between the output voltages of the SC-DAC (V DAC+, V DAC-) to the time-delay difference. To increase the immunity to noise sources, the time-domain comparator is used with an offset calibration...