3DIC System Design Impact, Challenge and Solutions
TSMC Property © 2011 TSMC, Ltd 8 © 2014 TSMC, Ltd CoWoS Technology Technology Optimization Backside TSV RevealRules CoWSilicon Bonding oS Interposer (Packaging) Yield Design Integrate multiple chips into one single package using a sub-micron ......