DDR3 SDRAM - Wikipedia, the free encyclopedia
* optional CL - Clock cycles between sending a column address to the memory and the beginning of the data in response tRCD - Clock cycles between row activate and reads/writes tRP - Clock cycles between row precharge and activate Fractional frequencies ar...