The Method of Logical Effort - College of Engineering IT Support | CADE, Student Computing La
1.2 Delay in a Logic Gate 5 This book is written for those who are concerned about designing fast chips. It offers a systematic approach to topology selection and gate sizing that cap-tures many years of experience and offers a simple language for quantit...