Design of a Very Low Power SAR Analog to Digital Converter
Design of a Very Low Power SAR ADC Figure 37: Transient Response of the delay cell - 36 - Figure 38: SAR logic block - 37 - Figure 39: State diagram corresponding to the SAR logic behavior ......