PHY Interface For the PCI Express, SATA, and USB 3.1 Architectures
Physical Layer Specification (Chapter 4 of base spec ) State machines for Link Training and Status State Machine (LTSSM ) lane -lane deskew Scrambling /Descrambling 8b/10 b code /decode elastic buffer Rx detection Analog buffers SERDES 10 -bit interface...