Verilog-2001 Quick Reference Guide - Sutherland HDL - Training Workshops on Verilog and SystemVerilo
explicit parameter redefinition was added in Verilog-2001. Port Order Connections module_name instance_name instance_array_range (signal,signal,...); ......