Verilog While loop,For loop is synthesisable????
for loop verilog synthesis It is synthesizable but it is always advised that for loops are not to be used in RTL coding. ... verilog for loop example I have a similar question about for loops. Let's say i write: Code: begin for(i=0;i...